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ABSTRACT
The purpose of this project is to create a device which can perform closed-loop brain recording and
stimulation. Part of this is to create a device to amplify and digitize high frequency EEG signals up to 1
KHz. The other portion is to create a device to apply controlled and arbitrary current stimulation.
This project has the potential to enhance human memory formation, an essential ability for people in
everyday life. Along the way, I will create a device which has the potential to change how researchers
record brain activity, enabling new insights into higher-frequency brain function and disorders.
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Introduction
Background - EEG
The electroencephalogram (EEG) has been in use for over 70 years. It works by measuring neural
activity level macroscopic voltage differences across the brain. The EEG is excellent for its high temporal
resolution, and ability to provide near real-time data on conscious subjects.
Traditional uses of the EEG have included detecting sleep stages, categorizing seizures, and assessing
brain functionality in comatose patients. Most uses of EEG have focused on the frequencies between
0.5 Hz and 70 Hz. This was generally due to practical equipment limitations, rather than a conscious
deign choice (Sampsa Vanhatalo 2004). Very low frequency signals, those near Direct Current (DC),
would saturate the dynamic range of recording devices, while being difficult to differentiate from drift.
Meanwhile sampling in the higher frequencies requires greater voltage resolution, higher sampling rate,
more memory, and lower noise.
The EEG signal is a summation of small, oscillating signals riding on top of larger very slow or DC shifts.
The Alternating Current (AC) signals typically range from 1-1001V in size (Teplan 2002), while DC offsets
typically average roughly 10 millivolts (Griss 2002).
The conventional bandwidth of EEG is roughly 0.5-70Hz. It is broken arbitrary into a few frequency
ranges: Delta: 1-4Hz, Theta: 5-8Hz, Alpha: 8-13Hz, Beta 13-30Hz, Gamma: 30-45Hz
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Figure 1: Conventional EEG signals < http://www.web-us.com/brainwavesfunction.htm>
Over 45Hz, there is very little known about the information content of the EEG, and this range is
traditionally ignored.
Background - tDCS
Transcranial Direct Current Stimulation (tDCS) is a type of brain stimulation discovered in 1999 that
passes a weak electrical current (1-2 mA) across the head in order to modulate neuron activity in the
brain. Depending on the direction of current in relation to how the neurons are aligned, it is possible to
both excite and inhibit neuron firing (Trivedi 2006).
Some effects of tDCS have already been demonstrated, including the improvement of declarative
memory (Marshall, Molle et al. 2004), excitability changes (Nitsche and Paulus 2000), and implicit motor
learning (Nitsche, Schauenburg et al. 2003).
Project Overview
The purpose of this project is to create a device which can perform closed-loop brain recording and
stimulation. Part of this is to create a device to amplify and digitize high frequency EEG signals up to 1
KHz. The other portion is to create a device to apply controlled and arbitrary current stimulation.
This project has the potential to enhance human memory formation, an essential ability for people in
everyday life. Along the way, I will create a device which hasthe potential to change how researchers
record brain activity, enabling new insights into higher-frequency brain function and disorders.
KHz EEG
Background
In the majority of prior art EEG applications, a low-pass filter is implemented to limit the maximum
frequency to 50-70 Hz.
Reference Title EEG Range
(Tucker, Roth et al. Functional connections among cortical regions: topography of
1986) EEG Coherence 0.5-62.5 Hz
(Alizadeh-Taheri An Active, Microfabricated Scalp Electrode-Array for EEG
1995) Recording 0.6-20 Hz
(Ko 1998) Active Electrodes for EEG and Evoked Potential 0.1-100 Hz
(Liscombe, Hoffmann Quantitative EEG amplitude across REM sleep periods in
et al. 2002) depression: preliminary report 0.3-30 Hz
(Harland 2002) Remote detection of human electroencephalograms using
ultrahigh input impedance electric potential sensors 1-30 Hz
(Laufs, Krakow et al. Electroencephalographic signatures of attentional and cognitive
2003) default modes in spontaneous brain activity fluctuations at rest 0.5-30 Hz
(Joyce, Gorodnitsky Automatic removal of eye movement and blink artifacts from
et al. 2004) EEG data using blind component separation 0.016-100 Hz
(Fonseca 2007) A Novel Dry Active Electrode for EEG Recording 0.2-60 Hz
(Kudrimoti, Barnes et Reactivation of hippocampal cell assemblies: effects of
al. 1999) behavioral state, experience, and EEG dynamics 1-500 Hz
(Baker, Curio et al. EEG oscillations at 600 Hz are macroscopic markers for cortical
2003) spike bursts 3-2000 Hz
Table 1: EEG signal ranges in related literature
However, there are clues to suggest that there is a wealth of valuable information in higher frequency
brain activity. One example of this is a study linking migraine attacks to thalamo-cortical oscillating
signals between 450 and 750 Hz (Coppola, Vandenheede et al. 2005). Another shows a strong link
between arousal level and bursts of wavelets at 600 Hz (Gobbele, Waberski et al. 2000). Finally, patients
suffering from Parkinson's Disease showed increased amplitude of SEP oscillations in the range of 600 to
900 Hz (Hitoshi Mochizuki 1999).
Although there has been high frequency EEG data collected, it has been through large bulky setups using
either a sizable lab-top piece of equipment, or a personal computer. A low-cost, portable high
frequency EEG device could open many doors as an enabling technology for a variety of data mining
applications. In the ideal implementation, the device could be thought of as a logging tool that records
levels and types of brain activity.
As a result, high frequency EEG could reveal insights and answer currently unknown questions about
both everyday function and debilitating disorders.
Goals
The goal of the KHz EEG project will be to create a portable device that can amplify and digitize EEG
signals from 0.5 to 1000 Hz. In order for this data to be meaningful, the circuit must be able to amplify
the signal sufficiently, and digitize with enough resolution, with low enough noise to determine the level
of brain activity over the desired bandwidth.
The required resolution must be great enough to resolve the lower-amplitude high frequency signal
components.
In order for the EEG device to be suitable for practical use, it will be designed with several other
constraints in mind. It must be portable-sized, so that a person could wear it during normal activities.
The precise size requirement will be determined through experiment, and will depend on where the
device is to be worn (head, torso, etc). It should also be battery powered for the same reason. For
everyday use, the electrodes should be non-invasive with a minimal preparation time.
Criteria
Several criteria will be applied to evaluate the device. The device must be able to amplify and clearly
resolve signals in the IV scale, the smallest typically found in EEG. Another is to characterize the noise
specifications of the amplifier. The current stimulator must be able to create the desired current output
despite variations in load. The entire device must operate in a closed loop system which can later be
optimized and adjusted in software.
Memory Enhancement
The application of transcranial direct current stimulation can amplify or attenuate neural firings in the
brain (Trivedi 2006). Some previous studies have shown that tDCS can have positive effects on the
formation of declarative memories(Marshall, Molle et al. 2004). However the duration of these
improvements, as well as the efficacy of repeated stimulations, is still largely unknown. In addition, the
potential for other types of memory enhancement is still largely untested and unknown.
Conventional EEG
Equipment
For comparison, it is useful to reference an existing commercial device. The Massachusetts General
Hospital (MGH) sleep lab makes use of the Grass Telefactor Comet with AS40 Amplifier System. Some
specifications on the AS40 are as follows:
* AC signal input range: 4mV peak-to-peak full scale
* DC differential tolerance: 500 mV
* DC input signal range: + 2.5V
* Input impedances: 10MO
* Frequency response: 0.5Hz to 100 Hz, -3dB
* AC gain: 1200
* Sampling resolution: 16 bits (0.06 pV/bit)
* Sampling rate: 800 samples/second/channel
* CMR: >100dB, all AC channels, at 50/60Hz
* Noise: <21V peak-to-peak referred to input
* Patient bias current: <4nA max, 300pA typical
(Grass AS40 amplifier, Grass Telefactor user manual)
Using traditional preparation procedures, the electrode impedances are ideally under 5KO. An
impedance up to 15KO can be usable, however it is likely to contain a higher level of 60Hz artifact.
(MGH sleep lab)
Process
In most labs today, the EEG data is still scored manually. In other words, a human sleep technician
reviews an entire night's data, marking which of the sleep stages a person appears to have at all times.
The following preparation procedure was recorded through observation and discussion with Margaret
Merlino at MGH:
1. First use a paper tape measure and red marking pencil to denote the target areas according to
the desired EEG montage.
2. Target areas are scrubbed with a moderate pressure with nu-prep, a skin cleaner and abrasive.
The area does not need to be removed of nu-prep after the cleaning.
3. The electrode cup is filled with EEG paste
4. A place for the electrode is created by parting the hair
5. The electrode is pressed firmly into the desired location, usually with tail end facing towards the
back and downward
6. Excess gel can be pushed out of the cup without consequence
7. Cloth tape is placed over both the electrode and the tail to secure it in place
8. In this configuration the electrodes remain well on the person even with light movement
There are a few popular EEG montages used today. Many of these employ over a dozen electrodes
scattered around the head and body. However, using conventional metrics, only some of these points
are critical to distinguish between the sleep stages.
* C3 or C4
* O1 or 02
* Two eye leads
* Two chin leads
The C and 0 electrodes are usually applied in pairs, symmetrically on the head. However, in most cases,
only one C and one 0 electrode is necessary. The two sides will vary only in cases of abnormal function
where the left and right sides are not matched.
The two eye leads are required to determine both vertical and horizontal eye movement in both eyes.
They are used to detect either rapid eye motions, or slow biphasic eye rolling.
The two chin leads detect jaw muscle movement, registered as signal across the two electrodes. It may
be possible to reference the jaw movement to another electrode, reducing the need for a second chin
lead. However, this was not possible with the standard equipment.
Sleep scoring
With these electrodes, the sleep stages can be identified using a few simple criteria.
Wake, eyes closed: presence of alpha waves
Stage 1: faster oscillations, lack of alpha waves, biphasic eye rolling
Stage 2: similar to stage 1 but slower, plus K-complexes and spindles
Deeper Stage 2: bigger and slower waves than initially
Stage 3: significantly bigger and slower waves of amplitude > 751V. Over 20% of the time must be
dominated by slow (delta) waves.
Stage 4: no longer an official stage, this just means a deeper level of stage 3, with even greater
prevalence of large slow waves
REM: presence of rapid eye movements, plus reduced chin muscle movements
(MGH Sleep Lab)
voltage K-Complex
time
Figure 2: Sleep spindle and K-complex. These typically occur in stage 2 sleep. <http://en.wikipedia.org/wiki/K-
complex>
These are the methods traditionally applied to distinguish the sleep stages. However, there is no reason
to adhere to the current classifications and metrics of conventional EEG. For example, sleep
characteristics drift and change continuously; there is not a series of discrete jumps from each stage to
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the next. The traditional classification metrics are cumbersome and must be done by hand. They also
require numerous EEG and other electrodes. However, new research by Philip Low indicates that there
is information in the 80-100Hz range that can be valuable identifiers as well. By building an EEG
recorder that can function at even higher frequencies, up to 1KHz, one can explore what valuable
information may be waiting latent there as well.
Electrodes
There are a few different types of electrodes currently used for EEG.
Cup electrodes are the standard electrode used by sleep labs for EEG. They are typically made of gold or
gold coated, or Silver Chloride. They are typically used together with EEG paste such as 10/20 paste, or
Elefix. Some practitioners prefer the Elefix gel over the 10/20 gel because it has a stickier consistency,
helping with adherence of the electrodes to the scalp. Cup electrodes with paste have the advantage of
minimizing the impedance. However, for very long recording sessions lasting multiple days, the EEG
paste can dry up and lose its effectiveness. The setup is also a lengthy (roughly 15 minutes) and messy
process.
Silver Chloride disposable electrodes are general purpose electrodes that can also be used for EEG. In
my experience, I obtained fairly low impedances with the Phillips disposable electrodes, around 7kO.
However, they are extremely difficult to affix through the hair, and so are not practical for most EEG
applications other than a mastoid or forehead ground/reference electrode.
Dry electrodes are applied to the scalp with no gel or other conductive enhancers. They can be in the
shape of a metal pin, disk, or other forms. Because the dry electrodes have poor coupling into the head,
special measures such as high impedance buffered inputs and active shielding must be taken to extract a
useful signal. Thus these electrodes are often called active electrodes as well.
Capacitive electrodes are a relatively new development. While not yet commercially available, they are
being developed by NeuroSky. The creator is a former roommate and friend of Phillip Low at the Salk
Institute(Sullivan Deiss 2007).
Noise
There are many different sources of noise which must be combated in order to get the cleanest signal
possible. There are three major categories of noise, in terms of how they affect the signal.
Power line Interference
Power line noise at 60Hz (and its harmonics) couples into the system magnetically through loops. The
main problem with 60Hz noise is that it can be relatively large in magnitude, so there is risk of saturating
the amplifier. The good thing about 60Hz noise is that it is very frequency-specific, so it can be
eliminated in software later on. Thus, as long as it is not saturating the amplifier, it should not have a
large affect on the usability of the data.
Because the amplifier is differential, noise that is common to both inputs is rejected. Thus one major
strategy for reducing the effect of 60Hz noise is to make the noise as equal as possible across the two
differential inputs. There are two major ways of accomplishing this. One is to keep the two wires
bundled together after leaving the head (Ferree 539), or preferably twisted (Preventing 1). Another is to
balance the impedance between the two electrodes, since an impedance mismatch will convert
common-mode 60Hz pickup to differential noise. Keeping the impedances low assists towards this goal,
since smaller impedance values will result in smaller average impedance mismatches (Ferree 538). As a
reference, conventional EEG measurements using the GRASS AS40 amplifier system performed best with
average electrode impedances under 5KO (MGH Sleep Lab).
To keep the magnitude of the common-mode noise down, the floating analog ground, or "common", is
connected to an electrode also attached to the head (Ferree 537).
Preventing 60Hz noise from coupling into the amplifier circuitry itself is accomplished by shielding the
entire amplifier in a metal box, which is also connected to analog common ground at a single point (Ott).
Grounding the shield was an important step, and greatly enhanced the shield's effectiveness.
Figure 3: 10Hz sinusoidal signal with unconnected shielding enclosure
Figure 4: 10Hz sinusoidal signal with shielding enclosure grounded to analog common
I have found that these factors sufficiently reduce 60Hz noise such that it does not saturate the
amplifier, even with gains over 5000. No additional circuitry such as a Driven Right Leg (DRL) or other
active drive was necessary. Leaving out a DRL simplifies the circuit, while removing any additional risk
posed by active current driven into the body.
If high impedance electrodes are used instead of conventional low impedance wet electrodes, additional
efforts including high impedance buffering, input shielding, and actively driven cables shields may be
necessary and could be investigated further. Evaluation of these techniques was outside the scope of
this project.
Occasional Artifacts
Occasional artifacts can corrupt the data severely for the duration over which they occur. However,
these artifacts disappear as quickly as they come. Thus, if taking data over a period of time much longer
than the artifact duration, they will have a small effect on the frequency power spectrum. One major
detriment of artifact noise is that it can reduce the minimum loop time for any processing and feedback
algorithm. For example, if a sporadic artifact lasts commonly for 2 seconds, it may be difficult to
implement an active feedback loop with a delay of less than two seconds. An advantage is that the
artifact is unlikely to be frequency specific. Thus, while it may make a signal temporarily unreadable, it
is less likely to create false positives when viewing spectral data.
In environments with very high levels of Radio Frequency (RF) interference saturating the
instrumentation amplifier (in-amp), it may be necessary to RF filter the in-amp's inputs.
4.O~k
Figure 5: RF filter on the AD8221 inputs. (AD8221 spec sheet)
There are pads for optional RF filters on the Printed Circuit Board (PCB), which can be used if RF pickup
becomes a problem. Otherwise, the capacitors should be left off to maximize input impedance,
minimize noise, and minimize phase distortion.
The EEG can pick up undesired muscle movement artifacts. These artifacts are manifested most strongly
in electrodes within close vicinity. For example, eye movements are more likely to be seen in the frontal
sites. When possible, these artifacts can be greatly reduced by moving the electrodes slightly further
away from the muscle. If necessary, these artifacts have been shown to be removable using ICA signal
decomposition (Jung).
Movements are also picked up by the changing impedance of the electrode-skin interface. A motion
such as shaking the head will create primarily this type of artifact, since it is not local muscle activity but
rather vibrations that cause all the electrodes to move. During times of significant movement it is
difficult to discern any low frequency (conventional) EEG information. Thus, any measurements
requiring the low frequencies, such as detecting deep sleep, will only function while the subject is lying
still.
Broad-spectrum noise
Broad spectrum noise is the enemy of small signals, especially low frequency signals. On the scale of
circuits, anything below 1 Mhz is usually considered low frequency, and so looking at 0.1-1000Hz is very
low frequency indeed. Efforts should be made to reduce these noise sources, but they cannot be
eliminated.
Johnson noise, or thermal noise, exists in all resistors. The amplitude of Johnson noise is 4I4kTRB,
where k is Boltzmann's constant, T is the temperature in Kelvins, R is the resistance in 0, and B is the
bandwidth in Hz.
Because this white noise is flat across the power spectrum, it can be ignored in software if lower in
energy than any signals of interest. Some Johnson noise values for reference are shown.
100 Hz 1 KHz
100 0 13 nV 40 nV
1 k 40 nV 130 nV
10 kO 130 nV 400 nV
100 kG 400 nV 1.3 pV
1 MO 1.3 pV 4 1V
10 MC 4 pV 13 jV
Table 2: Sample Johnson noise values. Some values are shown for given bandwidth and resistance. In the
amplifier system, Johnson noise enters at every stage, but is most significant in the EEG electrodes. This is before
any gain in the system is applied.
The primary means to control Johnson noise are to reduce component usage, and use smaller resistors
when possible by using a large capacitor in filters instead. In addition, it helps to band-limit the signal to
only the frequency range of interest.
In addition to Johnson noise in resistors, which is equivalent across all types, there is current noise which
varies depending on the resistor type and composition. Wire-wound resistors have the best current
noise performance, followed by metal film resistors, carbon film resistors, and lastly carbon composition
resistors (Harper 15).
The noise contributed by amplifier components is a combination of Johnson noise from input and
feedback resistors, as well as intrinsic voltage and current noise. Minimizing component noise is
generally a matter of component selection- choosing the lowest noise parts that still meet all other
required specifications.
At low frequencies, the noise contributed by op-amps and other amplifiers looks like 1/F noise, or pink
noise. Because of the low frequencies of EEG, this can be the predominant noise source, especially
below 10Hz. To minimize this noise source, careful selection of amplifiers with low 0.1-10Hz voltage
noise is critical.
Undesired capacitive coupling can also show up as noise. Parallel traces can cause parasitic
capacitances, especially from high frequency digital signals. The main way to combat capacitive pickup
is to increase the distance between traces, or to insert ground traces between them to act as shields.
EEG system design
Overview
The gain of the system allows the detection of smaller signals, and reduces the relative impact of any
subsequent noise. The amount of gain that can be applied at each stage in the system is capped by the
dynamic range. The final constraint limiting the total gain of the system is the input voltage range of the
Analog-to-Digital Converter (ADC), here 0-5V. Thus an AC signal of ImA peak-to-peak can be amplified
5000 times.
A requirement of this system is to resolve signals of size 1pV peak-to-peak, the smallest signal typically
seen in EEG. The full-scale input of the 16-bit ADC is 5V; thus each bit of the digitizer is separated by
76pV. Therefore, a gain of 76 would be the minimum to barely detect a 1V signal. A greater gain
would allow more fine resolution of 1pV signals, as well as detection of any smaller information, should
it exist. The current system has a gain of 5000, so each bit of the digitizer is actually reading 15.3nV of
input signal. However, due to Johnson noise on the inputs, the last 1-2 bits may not be significant.
Noise couples into the system at all stages. Thus, to reduce the noise referred-to-input, or the power of
the noise relative to the power of the original signal, it is ideal to amplify the signal as much as possible,
as soon as possible.
Because the EEG signal contains small AC signal riding on top of large unwanted DC or very low
frequency drifts, the gain cannot all be applied at once. In the literature, it is commonly considered that
the DC offsets of EEG electrodes range from 20-50mV
(httD://biology.ucsd.edu/"gert/courses/492/2005/EEG/).
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Figure 6: System Overview. The instrumentation amplifier is followed by filter and gain stages, then digitized by
the Analog to Digital Converter.
My first amplifier, the AD8221 is not rail-to-rail output, but can swing within 1.2V of the supply rails.
Thus, its output voltage range is 7.6V peak-to-peak with ±5V supplies. With the gain of 100, it can
accommodate DC offsets of roughly ± 38mV (including the small AC signal). In my testing the measured
DC offset has yet to exceed 38mV.
The system is then band-pass filtered, by both a high-pass and a low-pass filter. The HPF at 0.1Hz allows
more gain, by removing the large DC and very slow signals. The remaining smaller AC signal can then be
amplified further without risk of saturating the amplifiers. The low-pass filter at this stage band-limits
the signal to reduce noise, and also eliminates any high frequency noise and spikes (including any RF
pickup) before the second gain stage.
The second gain stage simply applies an additional non-inverting gain of 50. Following this gain, another
LPF acts as an anti-aliasing filter prior to digitization. This filter should be set to less than half of the
digitization rate.
Amplifier System Design
I
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Figure 7: Amplifier System schematic. The AD221 Instrumentation amplifier is followed by passive high-pass and
low-pass filters, then a second gain op-amp.
Instrumentation Amplifier
The instrumentation amplifier is the first stage of the amplifier, which makes its performance especially
critical. There are a few specifications which are important to consider when choosing the
instrumentation amplifier.
Output Voltage Swing: The output voltage swing determines the maximum positive and negative voltage
that the amplifier can output, in relation to the power supply rails. A rail-to-rail output amplifier can
swing all the way to both rails. Due to the DC offsets possible in EEG signal, and the limitation that (DC
offset) x (in-amp gain) 5 output voltage, wider output swing will allow greater DC offsets and greater
gain.
Common-mode Rejection Ratio: The advantage of a differential amplifier is that it rejects common-
mode signals. This is helpful because much frequency-specific and artifact noise will be common-mode.
A very high CMRR, around 100dB or more, will help to block these common-mode signals (Niedermeyer
132) such as 60Hz pickup.
Input Voltage Noise: The input voltage noise is important to be low, because it is added onto the
incoming signal, and amplified along with it. As described in the noise section of this document, the low
frequency noise performance is especially critical.
Input impedance: An extremely high input impedance helps to reduces the input bias current of the
amplifier. These bias currents can make it impossible to resolve very high impedance signals (>1MQ).
Most instrumentation amplifiers have an input impedance around 100GO, which is sufficient for EEG
signals where the electrode impedance is <10KO. However, for applications such as Local Field Potential
and other invasive recordings, the electrode impedance itself can be over 1MO; thus a headstage buffer
with terafl impedance may be required.
Some specifications that are not critical in this system design include:
Bandwidth/slew rate: Due to the low bandwidth of the EEG signals, virtually any modern amplifier will
have more than enough bandwidth.
Voltage offsets: the gain on the first stage is low (50-100), and it is followed by a high-pass filter which
will block any DC offsets. Thus, the voltage offset of the first-stage amplifier is not critical.
Input voltage swing: the small EEG signal will not come close to the amplifier's input rails, so this
specification is not critical.
Below the AD8221 is compared with other instrumentation amplifiers popularly used in EEG amplifiers.
The INA114 is used in the OpenEEG ModularEEG (openeeg.sourceforge.net) and OpenEEG Single Channel
AM unit, Peter Bljtbk of Slovak University of Technology in Bratislava, and Manj Benning of the
University of Victoria.
The INA118 is used in by Zoran Tiganj (electrophysiology.com), Professor Bruce Land at Cornell's course
BioNB440, and others.
AD8221(BR) INA114 (BU) INA118 (UB)
CMRR (low frequency) 130 120 120
0.1-10Hz Voltage Input Noise 0.25pVp-p 0.4pVp-p 0.28pVp-p
Vnoise at 100Hz - llnV/rtHz 10nV/rtHz
Vnoise at 1000Hz 8nV/rtHz llnV/rtHz 10nV/rtHz
Input Impedance 100GO 10GO 10GO
Input Bias Current (typical) 0.2nA 0.5nA InA
Output Voltage Swing +3.8V - -4.8 to 4.2V
Table 3: Instrumentation amplifier comparison. Some relevant specs for in-amps popularly used in EEG.
Comparing the most relevant specs, I found that the AD8221 was the best choice to use for this
application.
To very proper functioning of the in-amp gain, a 0.1Vp-p sin wave at 10Hz is fed through the in-amp.
Figure 8: In-amp test signal. 10Hz sinusoidal wave with amplitude 10.2Vp-p is output after 100 gain on the 0.1Vp-p
input.
The measured output signal is as expected, 10.2Vp-p at 10Hz. Thus the gain functionality of the in-amp
is verified successfully.
Filters
Filters play several roles in the EEG amplifier. One is to prevent saturation of amplifiers, by removing
frequencies of large-amplitude unwanted signals. Another is to reduce noise, by band-limiting the
signal. A third purpose is to prevent aliasing during digitization.
Filters can be either active or passive. When possible, a passive filter is preferred for simplicity and
lower noise. However, if a higher order filter is required, with a sharper cutoff, then an active filter may
be required. Most active filters used for EEG are Butterworth filters, for a maximally flat pass-band
response (Art of Electronics 269). However, an in-depth comparison of active filter types was not
performed during this project.
High-Pass Filter
The high-pass filter (HPF) used in this design is set at 0.1Hz, to block very low frequencies near DC. It is a
passive single pole filter, constructed from one 22pF capacitor and one 72.34KO resistor.
22uF
Figure 9: Single-Pole Passive HPF place after the in-amp. This filter was the one chosen for use in the EEG
amplifier.
A spice model confirms the expected frequency response.
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Figure 10: Simulated frequency response of the single-pole passive HPF before in-amp.
The upper limit of the frequency response shown here is due to the bandwidth of the amplifier, not the
filter. Because the HPF is a single pole passive, the relatively soft knee will also attenuate frequencies
near 0.1Hz, and has a slower roll-off towards zero. Thus, this design is not optimized to capture the
infra-slow signals.
As an alternate design, instead of a high-pass filter after the instrumentation amplifier, a high-pass filter
could be placed before the instrumentation amplifier.
22uF
EEG Si 21
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Figure 11: Single-Pole Passive HPFs placed before the in-amp. This filter was simulated but not tested due to its
poor noise performance and lowering the input impedance.
This design was simulated and results in the exact same frequency response, as verified below.
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Figure 12: Simulated frequency response of the single-pole passive HPF after in-amp.
This has the advantage that any DC or very-slow frequencies could not saturate the first amplifier, even
if they were very large. Without this risk of saturation, the gain on the first stage could be larger as well.
However, the disadvantage of placing an AC-couple before the instrumentation amplifier is that any
noise from the filter will enter the signal prior to any gain. Thus, with a gain of 100, the same filter
before the gain would contribute 100 times the referred-to-input (RTI) noise as after. Furthermore,
placing the filter in front of the instrumentation amplifier would lower the input impedance of the
amplifier, by allowing another path for the signal current to flow to ground ("common"). Using a very
large resistor to reduce this impact would only increase the Johnson noise contribution. This strategy
was decided to be less preferable than the passive single-pole HPF after the instrumentation amplifier.
Yet another method of performing a high-pass is to feed the output back into the reference of the
instrumentation amplifier. This method works by forcing the output of the instrumentation amplifier to
zero at low frequencies (Ad8221 spec sheet).
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Figure 13: Single-Pole Active HPFs feeding back into the in-amp reference. This filter was tested and compared
with the single-pole passive HPF after the in-amp.
This design was simulated and also found to have the exact same frequency response as the single-pole
passive filter.
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Figure 14: Simulated frequency response of the single-pole active feedback HPF after in-amp.
The identical response was verified by splitting a function generator signal into both filters and recording
from the two filters simultaneously. The time domain response of the two signals is very similar upon
brief visual inspection.
vl
Figure 15: Time-domain comparison of the active feedback HPF and the passive HPF after in-amp. In this diagram,
the active filter output is on top, while the passive filter output is on the bottom. The frequency was changed
periodically in order to compare the amplitude response of the two filters.
For a closer comparison of the filters, the frequency response was compared.
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second period of constant sinusoidal input at that frequency.
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Figure 17: Passive filter frequency response. The frequency response of this filter is identical to the active filter
shown in Figure 16.
Notice that the response in both time and frequency is virtually identical between the active-feedback
and passive filters. For most signals the result is exactly the same, and the noise in the passive HPF is
lower without the contribution from the additional op-amp. Thus, for the sake of noise and simplicity,
the passive HPF after the in-amp was chosen as optimal for this design.
Low-Pass Filter
In this EEG amplifier, the low-pass filters (LPFs) serve the purpose of band-limiting and anti-aliasing. For
band-limiting purposes, the roll-off of the filter is extremely non-critical. When the purpose is to reduce
system noise, this should be done with a method that adds the least amount of noise. Since the cutoff
frequency here is mostly arbitrary, a single-pole passive filter is used.
I
Figure 18: Single-Pole Passive LPF place after the in-amp. This filter was used in the EEG amplifier.
The band-limiting LPF is set at 1KHz, which is the highest frequency that this system is designed to
capture. Combined with the HPF already described, a spice model illustrates the expected response of
the constructed band-pass filter.
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Figure 19: Simulated frequency response of the implemented band-pass filter. The bandwidth of the filter is set
from 0.1-1000Hz.
Measurements taken by passing sin waves of varying frequency through the band-pass filter confirm the
expected response.
Figure 20: Measured frequency response of the implemented band-pass filter. The measured data confirms the
expected simulated output.
This frequency response performs as expected and is very close to the simulated response. The pass-
band magnitude is excellent and very flat, as expected in a passive filter system.
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After the second gain op-amp, there is another LPF for the purpose of additional anti-aliasing. The roll-
off of the anti-aliasing low-pass filter is similarly non-critical, only needing to be below half of the
sampling rate. Although the noise contribution is insignificant after both gain stages, it is still simpler to
use a passive filter for the anti-aliasing. Although not strictly necessary if set above the band-limiting
filter, this will help to ensure that no high frequency noise makes it through into the digitizer. By setting
the 3dB point of the filter below half of the sampling rate, any aliasing should be minimal.
Filter Sequence and Buffering
In general, to create a higher order filter, or a band-pass filter, multiple passive filters can be cascaded in
series.
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Figure 21: The impedance divider formed by the two passive filters in series. At point 1, the signal sees an
impedance divider between the capacitor C4 and the second filter. At point 2 the "load" on the second filter is the
op-amp, which provides the necessary high input impedance on the second filter.
However, a buffering op-amp should be placed between every two filters. When placing two passive
filters in series like this, without any buffering between them, the impedance of the second filter should
be much larger than the impedance of the first filter. This prevents loading on the first filter, allowing
the two filters to function independently (Art of Electronics).
For all but very low frequencies, the values chosen will present a much lower impedance to ground
through the 0.1llF capacitor than through the second filter. Data shown above already confirms that
this sequence of filters avoids loading effects and does perform as expected.
Gain op-amp
This second amplifier is used to provide additional gain. It is set up in the simple non-inverting gain
configuration. The critical specifications for this op-amp are:
Rail to rail output: the signal from this op-amp is feeding into the ADC, so going to both rails will allow
the maximum dynamic range.
Low Input noise: low input noise, especially at low-frequencies, is still critical at this stage since not all
the gain has yet been applied.
Single supply operation: the op-amp must be powered by single-supply power, so that the output is
strictly limited to 0-5V, matching the input range of the ADC and preventing damage to it.
Some specifications that are not critical:
High input impedance: the input to the op-amp is driven by the instrumentation amplifier, which can
source multiple milliamps of current. The input impedance must also be much higher than the
impedance of the second passive filter, but that is easily accomplished .
Input voltage swing: as before, the incoming signal will be small and centered around zero, so a wide
input range is not necessary at this stage.
Voltage offsets: although a very large offset will reduce the dynamic output range of the op-amp, most
offsets will not have a significant effect. Besides the dynamic range, there is little impact that a voltage
offset would have, since any DC shifts would already not be considered information in the software.
Below the chosen op-amp, the Analog Devices OP184, is compared against another op-amp used in the
literature.
The TLC277 is used in the OpenEEG ModularEEG.
OP184 TLC277
Rail-to-rail output? yes no
Single supply? yes yes
0.1-10Hz Voltage Input
Noise 0.31Vp-p
Vnoise at 1000Hz 3.9nV/rtHz 25nV/rtHz
Table 4: Op-amp comparison. The OP184 is compared with the TLC277 op-amp.
It is clear that the OP184 is superior in these specifications. The OP184 has relatively poor performance
for input bias current (max 450nA), however this is not an issue since the driving in-amp can output over
18mA of current.
To verify the gain functionality of the op-amp, a 50Hz sin wave at 0.1V was input to the OP184.
Figure 22: Op-amp test signal. 50Hz sinusoidal wave with amplitude 5.12Vp-p is output after 50 gain on the 0.1Vp-
p input.
As expected, a 5.12V sin wave was output from the op-amp. This roughly 50x gain confirms the proper
gain functionality of the gain op-amp.
Power supplies
In order to maximize the DC tolerance of the signal, bi-polar power was selected for the first amplifier
stage. This creates a wider dynamic range for the signal (negative rail to positive rail) before the high-
pass filter is able to remove the larger slow frequencies. Once the DC components are removed, there is
no reason to use wider supply rails since the ADC input has a dynamic range of only 5V. Furthermore,
voltages above or below the input range can cause permanent damage to the ADC, so the power on the
second op-amp is intentionally limited to single-supply 0-5V.
Linear regulators are used to provide the power. This allows the use of power sources over 5V, such as a
9V or car battery, without exceeding the maximum voltage of the ADC. It also keeps the power levels
constant even while the battery voltage drops over time. Linear regulators are chosen because they
provide the cleanest, most stable power. Switching regulators have a higher efficiency rating, but their
output is not as stable as the linear type (Linear 69). Since signal quality is higher priority than power use
in this design, linear regulators were chosen.
Both the positive analog circuit and the digital circuit use 5V supplies. However, to provide more stable
power for the analog portion, separate 5V regulators are used for each section.
Level shifting
The initial signal is a bi-polar signal centered around analog ground ("common"). However, in order to
be digitized by the ADC, a level-shift is required to raise the signal by 2.5V DC so that it is centered near
the middle of the ADC's 0-5V input range. In order to level-shift the signal without any attenuation, the
following design was used.
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Figure 23: Total amplifier circuit including anti-aliasing filter and level-shifting circuit.
This design requires the 2.5V reference to both source and sink current, so a "push-pull" voltage
reference of sufficient current capacity is required.
The ADR441 2.5V voltage reference has a low noise of 1.2pVp-p, which translates to an RTI noise of only
12nV. In addition it can both source and sink current, which is essential for unbuffered use as a level
shifter.
Analog-to-Digital Converter
Architectures
The Analog-to-Digital Converter (ADC) captures the analog signal and digitizes it. The major types of
ADCs are SAR, Delta-Sigma, and Flash. They differ in the way that they capture the data. Generally,
Successive Approximation (SAR) and Delta-Sigma ADCs are the best choices for high precision signals
due to their availability in higher resolutions and lower noise. The Delta-Sigmas can have built-in gain,
however the noise on the built-in amplifiers is not as low as can be applied externally with a low-noise
op-amp or in-amp. They can also have integrated Multiplexers (MUXs) for multiple channels. SAR ADCs
commonly range up to 18 bit resolution, while the Delta-Sigmas can go as high as 24 bits.
Sampling rate
The sampling rate must be at least twice of the desired signal frequency (the nyquist frequency).
However, sampling at higher rates can increase the Effective Number of Bits (ENOB) by lowering ADC
quantization error (Enhancing 2). Each quadrupling of sampling rate results in one additional bit of
ENOB. This is true as long as the white noise amplitude is greater than 1 Least Significant Bit (LSB)
(Enhancing 3). In a 16-bit ADC over 5V, 1 LSB is equal to 76.3nV.
In the best case scenario, a IkO electrode impedance with a system bandwidth of 100Hz will contribute
40nV of Johnson noise. After the gain of 5000, the noise will be amplified to 0.2mV, which is well over 1
LSB of the ADC. Thus, this system can benefit from oversampling.
The SAR was chosen for this design due to being easier to implement than the Delta-Sigma, with fewer
connections. The AD7693 was chosen due to its simple interface, SPI compatibility, 0-5V input range,
high sampling rate, and pin-compatibility with the 18-bit AD7691 and AD7690.
Linearity Test
DC voltages spanning the input range of the ADC were applied to the ADC in order to test the linearity of
the device as configured in my design. DC voltages were produced using the function generator in DC
mode, by changing the DC offset of the output while frequency was set to zero. The ADC recorded these
DC voltages as a 16-bit number. I converted this 16-bit number to a 0-5V scale via multiplication by
5/216.
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Figure 24: ADC linearity test data. Voltages were input at 0.5V intervals (x-axis), with some additional test points
taken at the extremes. The codes measured by the ADC are displayed on the y-axis after conversion to 0-5V scale.
There is a small offset near the 5V extreme, which was not explored in further detail.
The readings taken by the ADC are extremely linear. This confirms that the ADC and PCB layout
supporting it operate as expected.
Isolation Barrier
After the ADC, the isolation barrier protects the human subject and board circuitry from any surges in
power which may occur on the microprocessor board. It converts between different logic levels if
necessary. It also helps to block noise from coupling from one circuit to the next. The ADU1411 can
withstand power surges of 2500V rms for 1 minute per Underwriters Laboratories (UL) 1577, a domestic
standard of opto-isolator performance cited on the ADU1411 spec sheet. The isolation barrier passes
through signals up to 10MHz.
The digital isolators used are quad-channel, to allow for full flexibility in the Serial Peripheral Interface
(SPI) configuration. However, in both the EEG and Stimulator circuits one of the pins is currently
permanently tied high or low. Thus, three-channel isolators would be sufficient for now.
The ADuM1400 series isolators operate up to 10 Mbps, which is plenty for the current application. The
1KHz sample has a 2KHz nyquist frequency. Oversampling by 256 times, with each sample transmitting
16 bits, will still use less than 10 Mbps data transmission. If necessary, the ADuM1400 is pin-for-pin
swappable with the ADuM2400 series isolators compatible up to 90 Mbps.
In accordance with SPI communication protocols, the ADC uses the 3/1 ADuM1411, while the Digital-to-
Analog Converter (DAC) uses the 4/0 ADuM1410.
Data and testing
Overview
A number of tests were performed in order to verify the functionality of my amplifier and PCB systems.
In addition, their performance was compared against the industry-standard GRASS AS40 amplifier and
digitizer system.
Before testing any amplifiers, first the digitizers are introduced.
To characterize the systems, two different tests were performed. One was to measure the short-circuit
noise of the systems. This allows calculation of a minimum noise figure for each device. Next, small
signal tests evaluate the ability of each amplifier to amplify and digitize EEG-scale test signals. Signal-to-
noise for these small signals was calculated and compared.
Test Signal Comparisons
Amplifier only Total PCB GRASS System
Short-circuit input noise 28-31 32-33 34-35
Small signal amplification test 36-43 44-51 52-57
SNR Comparison 58-61
Table 5: Table of figures for comparing my amplifier digitized by external digitizers, my total PCB system, and the
GRASS AS40. Comparisons are made through the short circuit noise, small signal amplification tests, and
comparing the SNR of these small signal tests.
After confirming that my system is able to record small signals effectively, it is tested by recording actual
EEG signals. In order to determine if accurate EEG signal is being recorded, the signals are split and
simultaneously recorded on the GRASS AS40. The two simultaneous signals are then compared in three
different ways: time domain rough visual inspection, power spectrum visual inspection, and cross
correlation.
EEG Signal Comparisons
My amplifier vs. GRASS AS40
EEG comparisons: time domain 62-63
EEG comparisons: power spectrum 64-65
EEG comparisons:cross-correlations 66
Table 6: Table of figures for tests comparing my recordings from my EEG amplifier with the GRASS AS40. The data
figures for each comparison are shown.
Digitizers
Agilent Technologies DSO3202A Oscilloscope
Channels: 2
Input range: +50V
Maximum sample rate per channel: 200MHz
Digitization noise specification: no specification available, their technician measured 13mV peak-to-peak
with 800lV offset.
Digitization noise measured: Roughly llmV peak-to-peak with 600 1 V offset
Figure 25: Short circuit input noise for Agilent Oscilloscope. The scope was calibrated, then the inputs were
shorted directly with a BNC terminator.
The oscilloscope is convenient for viewing real-time signals with up to 2 channels. Although the input
range is extremely wide, my amplifiers are not able to fill this dynamic range. Thus, the measured noise
of 11lmVp-p is unacceptably high for performing any noise or SNR analysis.
Molecular Devices Digidata 1440A
Channels: 16
Resolution: 16 bits
Input range: ± 10V
Maximum sample rate per channel: 250KHz
Digitization noise spec: <1mV peak-to-peak
This 16 channel digitizer has 16 bit resolution with a + 10V full scale input. It samples up to 250KHz,
which is more than enough for any EEG applications. The short-circuit noise for this digitizer was
calculated by shorting the input directly with a BNC terminator. The data for this test is shown below.
Figure 26: Short-circuit noise for Digidata 1440 (time domain).
Figure 27: Short-circuit noise for Digidata 1440 (power spectrum).
The short-circuit noise of the Digidata 1440 was sampled at 1Khz. The peak-to-peak noise is less than
lmVp-p, as promised in the spec sheet. The standard deviation for 43136 points was 0. 161361mV, with
a mean (offset) of 0. 930038mV. The smallest EEG signals, after amplification, should have an amplitude
of 1 V x 5000 = 5mA. Thus the Digidata noise floor is below EEG signal magnitude and it should be an
excellent digitizer, although large and expensive.
Molecular Devices Minidigi 1A
Channels: 2
Resolution: 16 bits
Input range: + 10V
Maximum sample rate per channel: 1KHz
Digitization noise spec: 1.25mV peak-to-peak
This portable 2 channel digitizer also has 16 bit resolution with ± 10V full scale input. It samples up to
1KHz only. It is a good choice when portability has priority over high accuracy or fast sampling.
Analog Devices AD7693:
Channels: 1
Resolution: 16 bits
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Input range: 0-5V
Maximum sample rate: 500KHz
The analog to digital converter used in my EEG board is 16 bit resolution, although the otherwise nearly
identical 18 bit AD7691 and AD7690 are available. The performance of the ADC is highly dependent on
PCB layout and other connection configurations. The performance was measured together with the
amplifier due to the integrated PCB design.
Amplifier Comparisons: Short-circuit input noise
Amplifier-only short-circuit input noise
By short-circuiting the differential inputs to the in-amp and recording the signal out from the amplifier
system, the short-circuit noise of the analog amplifier was measured. The output signal was recorded by
the Digidata 1440. Through this method, any noise from the digitizer itself is summed onto the
amplifier's short-circuit noise and measured together.
Figure 28: Short-circuit input noise for of the amplifier system (time domain), recorded by a Digidata 1440.
The short-circuit noise of the amplifier over 190592 points was analyzed to have a Standard Deviation of
0.233942mV, and a mean (offset) of 0.68471mV. With the 5000 gain, this would equal an RTI noise of
46.7nV.
With a power spectrum of:
Power Spectrum
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Figure 29: Short-circuit input noise for of the amplifier system (power spectrum), recorded by a Digidata 1440
However, the recorded standard deviation of 0.234mV is very close to the digitization level of 0.3mV
(5V/216). This makes it difficult to analyze the amplifier noise independently from the digitization noise.
For a closer look, an additional gain of 800 was added after the analog front-end using another non-
inverting op-amp. Although this amplifier will add some noise of its own, the additional RTI noise will be
minimal after the gain of 5000 already applied by the amplifier circuit.
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Figure 30: Short-circuit input noise of the amplifier system followed by 800 additional gain (time domain), recorded
by a Digidata 1440.
This combined amplifier system was analyzed to have a short-circuit standard deviation noise over
306304 samples of 58.1063mV, with a mean (offset) of -0.570681V. With the additional 800 gain, the
combined system had a total temporary gain of 4,000,000. The 58.11mV noise level divided by the gain
of 4 million translates to an input-referred noise of 14.5nV! This value is excellent and certainly below
the Johnson noise level.
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Figure 31: Short-circuit input noise for of the amplifier system followed by 800 additional gain (power spectrum),
recorded by a Digidata 1440
The power spectrum of the 4 million gain amplifier shows very little 1/f noise within EEG-relevant
frequencies. The background noise of the amplifier system should not impede its performance.
Total PCB short-circuit input noise:
Next, I characterized the short-circuit input noise of my total PCB system, including the effects of ADC
digitization noise and my PCB layout. This is the actual noise of my amplifier system, without any added
external digitization or amplifier noise.
To extract the recorded data, the ADC output the data through a pseudo-SPI interface to the dsPIC. This
interface operated by manually sending two different clocks to the ADC. One slower clock functioned as
the 'Convert' clock, and was connected to the CNV input of the AD7683. A second faster clock was
connected to the SCK input of the AD7693. The CNV clock cycled once per sample, and trigged the
sampling and data output of the ADC. The SCK changed the data output from one bit to the next, until
all 16 bits have been sent. Reading the data from the ADC entailed the dsPIC telling the ADC when to
send each bit, and reading those bits serially on a digital input of the dsPIC. The specific timing followed
the "3-wire without busy indicator" mode in the AD7693 spec sheet.
After all 16 bit of each sample were read, the dsPIC then streamed the data to a PC through the serial
port. For simplified comparison to the signals recorded through the Digidata, all data recorded through
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my PCB was converted to the pClamp software's "atf" file format for analysis. Signal amplitudes were
converted from 16-bit binary to a 0-5V scale, while each value was assigned a time value according to
the known sampling rate of the ADC (960Hz).
Figure 32: Short-circuit input noise of the total PCB (time domain).
The short-circuit input noise (standard deviation) of the total PCB amplifier and digitization system over
99999 samples was measured to be 0.191732mV, with a mean (offset) of 3.04089V. The large DC mean
comes primarily from the level-shift of the signal, as expected. Meanwhile, with gain of 5000 the RTI
noise calculates to 38.4nV for the entire system, including digitization noise. This is well under the signal
level for EEG, and better than the 5000 gain RTI noise when recorded with the Digidata.
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Figure 33: Short-circuit input noise of the total PCB (power spectrum).
The noise spectrum of the system is very flat, with a low 3dB corner under 1Hz. The high frequency
noise performance is slightly better than when digitized with the Digidata, while the very low frequency
noise is slightly worse.
GRASS AS40 short-circuit input noise
Next I tested the performance of the GRASS AS40 system in order to compare my results to an industry-
standard. In order to perform this test, I short-circuited the inputs to the AS40 and recorded the results.
The data was exported from the Twin-View PSG software in text format, and also converted to pClamp
"atf" format for comparison. The exported data is in units of microvolts (George Dib, GRASS), and is
already scaled down to reflect the scale of the original input signal. Thus when calculating the RTI noise
of the GRASS exported data, there is no need to divide by the gain (it has already been divided by the
gain). In order to convert to volts, one must divide by 106.
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Figure 34: Shnort-circuit input noise ot the GRASS AS4U (time aomain), units or microvolts. In tnis alagram, mnere
are three segments of shorted recordings, separated by brief separations in the contacts. The longest segment
was used in calculations here.
The standard deviation over 19184 samples is equal to 332.5nV, with a mean of 3.54nV. This is already
the RTI noise, since the gain is already accounted for. This noise figure is almost an order of magnitude
higher than my amplifier boards. This is not surprising, because the AS40 is designed for a very different
set of conditions. The spec sheet cites <2pV of input noise, which my measurements confirm. It is
optimized for narrow bandwidth, conventional EEG signals and traditional electrodes. As a result there
is less gain (1200 rather than 5000) and lower input impedance (10MO rather than 200GO) than with my
amplifier. I do not have access to the GRASS system schematic, but the 10MQ input impedance implies
AC coupling before the first amplifier. The strength of this design is much higher tolerance to DC offsets.
The limitation of this design is the inability to resolve very low amplitude signals, very high or low
frequency signals, or high impedance electrodes.
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Figure 35: Short-circuit input noise of the GRASS AS40 (power spectrum). The slower sampling rate of 200 is
reflected in this power spectrum.
The filters on the GRASS system do a good job of reducing both low and high frequency noise, although
they do severely limit the bandwidth of the system.
Small signal amplification test
After testing the short-circuit noise, small signals were input to verify the gain and noise of all three
systems. Test signals were created using a function generator, attenuated down using a resistor divider.
Small signals into amplifier circuit only:
Before testing the performance of the entire system, first the performance of the amplifier circuit was
tested independently. The reasoning is that the amplifier is the core of the recording system. While the
ADC chip, PCB layout, or other factors can change, the signal performance can only be as good as the
amplifier system can output.
First a 10pV sin wave at 10Hz is input to the analog amplifier and digitized using the Digidata 1440. This
test signal simulates the amplitude and frequency of a typical EEG alpha signal.
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Figure 36: 10V sin wave at 10Hz input to amplifier. The signal is amplified 5000 times and digitized with the
Digidata 1440 at 1 KHz(time domain).
The test signal clearly dominates, although there is some smaller higher frequency noise visible. To get a closer
look at this noise, the power spectrum is viewed.
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Figure 37: 10 V sin wave at 10Hz input to amplifier (power spectrum). The Signal-to-noise ratio (SNR) at 10Hz is
over 300.
In Figure 34 some higher frequency noise can be seen, around 60-100Hz, which is not present in the
short-circuit input noise testing. This noise did not show up in prior or subsequent testing. Just viewing
this data, it is not clear whether the source of this noise is from the amplifier, or external factors such as
the digitizer and/or environment. Later data collection with the PCB would not show the noise present.
Because the amplifier design was exactly identical between this recording and later PCB recordings, this
eliminated amplifier design as a source of this noise. Remaining factors could be related to the digitizer,
environment, or the breadboard construction of this test amplifier. Because the final PCB testing
showed none of these high frequency noise patterns, it was not investigated further.
The SNR of the test signal is over 300 at 10Hz, which is definitely enough to resolve the EEG-sized signal.
To verify the performance of the amplifier up to high frequencies, the bandwidth of the amplifier was
raised to 10KHz by raising the low-pass filter. The signal was then sampled at 20KHz. Note that this
higher bandwidth will result in Johnson noise levels increased by J compared to the 1KHz bandwidth
amplifier.
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The frequency of the input test signal was raised in order to simulate recording of higher frequency EEG
information. The same 10pV signal was output at 1KHz frequency.
Figure 38: 1OIV sin wave at 10Hz input to amplifier. The signal is amplified 5000 times and digitized with the
Digidata 1440 at 20 KHz(time domain).
In the time domain the test signal is clearly visible. To evaluate more closely, the power spectrum was
analyzed.
Figure 39: 10I.V sin wave at 1KHz input to amplifier (power spectrum). The SNR at 1KHz is over 500.
The test signal is clearly dominating, with an excellent SNR over 500. This shows that the amplifier is
effective at least up to its highest specified frequency of 1Khz.
Although outside the amplifier's design spec, next the frequency performance was pushed by raising the
test sin wave even higher to 9.5KHz. This is much higher than any EEG signals, but helps to fully explore
amplifier performance.
Figure 40: 10pV sin wave at 9.5KHz input to amplifier. The signal is amplified 5000 times and digitized with the
Digidata 1440 at 20 KHz(time domain).
This signal is near the sampling-rate limit of the software, so each consecutive data point alternates
between a high and a low value. The slow sinusoidal-like envelope pulsates every 20 samples, and is
due to the fact that the input signal is 9.5KHz rather than 10KHz.
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Figure 41: 10V sin wave at 9.5KHz input to amplifier (power spectrum). The SNR at 9.5KHz is over 250.
The power spectrum reveals a SNR now of over 250. It is slightly lower than the SNR at lower test
frequencies because the 9.5KHz signal is near the knee of the low-pass filter and has some attenuation
to it. The background noise is the same, but the smaller signal amplification results in a slightly lower
SNR.
Lastly, the noise performance of the system was put to the test by amplifying a 30Hz signal of amplitude
only 66.7nVp-p. This is far below the design spec of the amplifier, but acts as a sanity-check for the low
noise levels that have been recorded. This tiny signal was created by dividing a O.lVp-p function
generator sin wave by 1.5 million times, using two resistor dividers in series.
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Figure 42: 66.7nV sin wave at 30Hz input to amplifier. The signal is amplified 5000 times and digitized with the
Digidata 1440 at 1 KHz(time domain).
The resulting amplified signal is difficult to pick out in the time domain, however in the frequency
domain there is a clear signal impulse at the expected input frequency.
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Figure 43: 66.7nV sin wave at 30Hz input to amplifier (power spectrum).
Viewing the power spectrum, this small signal was still visible. Signal-to-noise at the input frequency of
30Hz is over 8. Notice also that the low frequency noise, as well as the 60-100Hz noise artifacts, are not
present on this day of recording.
Small signals into total PCB:
Now that the amplifier portion is confirmed to be performing, the total system on PCB was tested,
including digitization by the ADC which was then streamed out through the serial port. Because of the
current limits of the serial communication, the sampling rate for these tests was limited to 960Hz.
However, sampling at a faster rate would allow recording of higher frequencies signals, as well as
reduced aliasing noise. The 500k samples per second maximum of the ADC would require a bit
transmission rate of over 8MHz, with 16 bits transmitted serially for each sample.
The first test signal was a 10pV sin wave at 100Hz.
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Figure 44: 1OpV sin wave at 100Hz, input to the assembled PCB, amplified 5000 times by the integrated amplifier
and digitized by the on-board ADC (time domain).
The time-domain signal appears very smooth, which implies high SNR at the test frequency, as well as
low noise in other frequencies as well. The power spectrum was analyzed to investigate further.
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Figure 45: 10lOV sin wave at 100Hz input to the total PCB system (power spectrum). The SNR at 100Hz is 1000.
The SNR of the integrated PCB system at 100Hz is excellent, more than twice that of the Digidata 1440.
The background noise spectrum of this PCB is remarkably flat and barely starts to rise even at 0.1Hz.
The 60-100Hz noise hump which was present in the amplifier-only tests with the Digidata are not
present, confirming that they were not caused by the amplifier itself. There is some presence of higher
frequency noise impulses which were not fully explored during this research project.
Now testing with smaller input signals, a 1 IV signal was input to the total PCB system.
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Figure 46: Inputting 1pV sin wave at 10Hz to the total PCB system (time domain).
The time-domain signal contains some clearly visible noise, especially at higher frequencies. The
amplitude of the noise is significant compared to the 1pV test signal.
INormalize Power Spectrum
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Figure 47: 11V sin wave at 10Hz input to the total PCB system (power spectrum). The SNR at 10Hz is 100.
Viewing the power spectrum, the SNR with a 1IV test signal is one tenth the SNR of inputting a 101V
test signal, as expected. The power is within an order of magnitude of the largest noise spikes, although
in a different frequency band. Now raising the frequency to 100Hz:
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Figure 48: Inputting 1pV sin wave at 100Hz to the total PCB system (time domain).
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Figure 49: IiV sin wave at 100Hz input to the total PCB system (power spectrum). The SNR at 100Hz is
100.
as well as to 320Hz:
Figure 50: Inputting 1pV sin wave at 320Hz to the total PCB system (time domain).
Figure 51: 1 V sin wave at 320Hz input to the total PCB system (power spectrum). The SNR at 320Hz is over 70.
At both 100Hz and 320Hz, the 1V signals have strong SNR at their specific frequency, although they are
competing with noise artifacts in other frequency bands. The noise exists primarily in the higher
frequencies.
In all the small-signal tests, the low frequency noise averages less than 10
-6 V2/Hz at frequencies as low
as O.1Hz, which is excellent.
Small Signals into GRASS AS40
In order to compare the measurements on my device to an industry standard, the same test signals
were fed into the GRASS AS40. The signals were generated using the same function generator,
connected to the differential inputs of the GRASS system as well as also connecting the negative signal
input to the REF common lead of the amplifier. The output data was also converted to pClamp's "atf"
format for comparison. First the 101V sin wave was input at 10OHz.
Figure 52: 10ItV sin wave at 10Hz amplified and digitized by the GRASS AS40 amplifier system (time domain).
The amplitude of the signal is correct, since the GRASS system outputs the magnitude of the input
signal, in units of microvolts. In Figure 52, the pClamp software is mistakenly interpreting that signal as
Volts. The time-domain system appears to have good SNR, with few indications of noise. For a closer
look, the power spectrum was analyzed.
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Figure 53: 10V sin wave at 10Hz amplified and digitized by the GRASS AS40 amplifier system (power spectrum).
The SNR at the test frequency is approximately 150. Notice that the bandwidth of the system is limited
to 100Hz, as the GRASS system samples at 200Hz. In addition, the HPF at 0.5Hz and LPF at 70Hz greatly
limit the effects of noise outside of that range.
Now shrinking the test signal, a 1pV sin wave was input at the same 10Hz frequency.
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Figure 54: 1lV sin wave at 10Hz amplitied and digitized by the GRASS AS40 amplitier system (time domain).
The signal is still visible, although there is some noise present. The power spectrum reveals some
additional information.
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Figure 55: 1CiV sin wave at 10Hz amplified and digitized by the GRASS AS40 amplifier system (power spectrum).
The SNR of at the test frequency is roughly 20. This is significantly less than the SNR of my amplifier
recording this same IIV at 10Hz.
Finally, a 1pV signal at 80Hz was used.
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Figure 56: 1lIV sin wave at 80Hz amplified and digitized by the GRASS AS40 amplifier system (time domain).
The time domain signal does not contain any visible sin wave. The power spectrum is analyzed for a
closer look.
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Figure 57: 1pV sin wave at 80Hz amplified and digitized by the GRASS AS40 amplifier system (power spectrum).
As expected, the SNR specifically at the test frequency is small, around 4. In addition, because of the
low-pass filter, the amplitude of the test frequency is already very attenuated, significantly below the
60Hz noise spike as well as the low frequency background noise. This does not demonstrate a problem
with the GRASS system, but merely confirms that it is not intended to operate at frequencies beyond the
conventional EEG range.
SNR Comparison
Each amplifier system has been tested and confirmed to record 1-10pV test signals, with varying levels
of SNR performance. In order to compare the SNRs visually, three power spectrums can be plotted
simultaneously. The three test signals used for this comparison are 1 iV signals at 10Hz. This was
chosen as 10Hz is a dominant frequency in conventional EEG, and 1V is a small amplitude signal which
tests the limit of these systems' performance. In order to scale the data for direct comparison, the
GRASS data is divided by 106 to convert the microvolts to volts. Then, the data recorded from both my
amplifier as well as my total PCB are divided by 5000, the gain level. Following these operations, all
three data sets reflect the amplitude of the original input signal, in units of Volts.
First the time domains are displayed for the three measurements.
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Figure 58: 1pV sin wave at 10Hz amplified and digitized by the GRASS AS40 amplifier system. The built-in 70Hz
low-pass filter removes high frequency noise from the system.
Figure 59: 1 IV sin wave at 10Hz amplified by my amplifier in breadboard form, and digitized by the Minidigi
digitizer at 1KHz.
Figure 60: 1V sin wave at 10Hz amplified and digitized by my total PCB at 1KHz.
In the time domain, all three of the recordings have the 1V sin wave visible. In Figure 53 and 54, there
is more high frequency noise visible. In these systems, there is no low-pass filter to block the high
frequency noise. In addition, the sampling rate is higher and captures this high frequency noise. Next,
the power spectrums are graphed together for direct comparison.
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Figure 61: 1.V sin waves at 10Hz fed into the GRASS AS40 (red), my breadboard amplifier digitized by the Minidigi
(green), and my total PCB (blue).
Viewed on one graph with equal scaling, the power spectrums of the three signals can be compared.
From the power spectrums, it is visible that the SNR of the Grass AS40 is 25, the SNR of my breadboard
amplifier digitized by the Minidigi is 28, and the SNR of my total PCB is 100. Notice that the blue signal,
my total PCB, has the highest signal amplitude and the lowest noise baseline, although also the most
high frequency noise. The GRASS system has the highest background noise, as previously measured.
This plot supports that the SNR of my total PCB is the highest at 10Hz of these three systems. The high-
frequency noise, however, is an issue that should be addressed in future development.
Practical tips for small signal measurement
Because the function generators available could create no smaller than 0.1V peak-to-peak, or 0.08V
peak-to-peak depending on the model, a resistor divider was used to create very-small test signals. To
create a 1pV test signal, the 0.1V sin wave must be attenuated by a factor of 100,000. Thus a 10O and
1MO resistors were used. When an even smaller signal was required, this signal was sometimes divided
by an additional 15 factor divider.
Some special care must be used when created such small test signals, in order to prevent interference
from overwhelming the signal. In addition to keeping the amplifier circuit inside the grounded metal
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box, the resistor divider should be placed inside the box. In addition, the ground lead from the function
generator should be grounded to the grounded box.
EEG comparisons with GRASS system
As a verification of the functionality of this EEG design, it was compared with concurrent recordings
using a conventional EEG system, the GRASS AS40. This was solely a test of my analog amplifier front-
end, as the signals were digitized using the portable Minidigi 1A.
Setup
Two gold cup electrodes were affixed to the same point on the head, one on top of the other, and
electrically joined using both physical contact and EEG paste. Thus, they would carry the exact same
electrical signal. One of these electrodes ran to my EEG system, and one ran to the GRASS system. This
splitting setup was used for the 01 occipital and M2 mastoid electrodes, as well as a pair of "ground"
electrodes attached on the forehead. The GRASS amplifier also had one additional electrode on the
forehead required for their calibration routine that my system did not.
Signal scaling
The GRASS output signal is already divided by the system gain, and output in units of microvolts.
Meanwhile, my amplifier outputs the post-gain (5000x) signal in units of volts. Thus, to scale the two
signals equally, the GRASS signal must be divided by 200. The data shown hereafter in this section
includes data that has been equivalently scaled for best comparison. In addition, the data from my
amplifier was originally sampled at 1Khz. For comparison to the GRASS system, my data was down-
sampled to 200Hz using 5-point averaging. Although this oversampling has the potential to lower the
white noise level of my data, the noise of the systems is not being compared here. Thus the
oversampling should not have a significant effect.
Time-domain comparisons
Upon recording the data, the two recordings were synchronized using artifact motions that the
recording subject, myself, initiated through periodic sudden movements.
Figure 62: Aligned simultaneous EEG recordings (time domain). Here the GRASS-amplified EEG signal is INO on top,
while my amplifier's recorded EEG signal is IN1 on the bottom. After alignment the raw signal over five minutes is
confirmed similar upon first inspection.
The intentional sudden movements caused large-amplitude artifacts. Both amplifiers are AC coupled,
thus they tend to center around 0. But because the GRASS amplifier has a high-pass filter of 0.5Hz
instead of the 0.1Hz high-pass filter of my amplifier, the GRASS system returns to baseline more quickly.
The slower "drifting" signal of my amplifier is an inevitable result of the slower time constant of the
filter.
Figure 63: Zoomed view of the aligned simultaneous EEG recordings.
The data shown in Figure 62 is zoomed on a random location and displayed in figure 63. The EEG signals
are still visually very similar between the GRASS EEG system and my EEG amplifier system. However this
is a very qualitative test, and some additional investigation was performed.
Power spectrum comparisons
The frequency spectrums of simultaneously recorded signals were compared. The frequency spectrum
during eyes open was compared with that during eyes closed. Because the electrodes were placed in
the occipital region, which has the strongest detection of alpha waves, there should be a change in the
alpha activity region between these two states.
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Figure 64: Simultaneous EEG recordings from the occipital recording site with eyes open over 25 seconds. A.
shows the GRASS amplifier's recording, while B. shows my amplifier's recording.
In both recordings, with eyes open the alpha (~1Hz) activity is at or near baseline. This is compared to
another segment of time with eyes closed. The power spectrums at this second time region are also
compared.
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Figure 65: Simultaneous EEG recordings from the occipital recording site with eyes closed over 25 seconds. A.
shows the GRASS amplifier's recording, while B. shows my amplifier's recording.
With the eyes closed, both the GRASS and my system exhibit a notable spike in the 9-11Hz alpha activity
range, as expected. The frequency spectrums are similar in the mid-band, with the exception of the roll-
offs at both ends in the GRASS amplifier due to its tighter low and high-pass filters. This further confirms
the ability for my amplifier system to properly amplify EEG signals.
Cross correlations
A third method used to compare the similarity of the two recorded signals was the cross-correlation, or
"sliding dot product". This is a measure of similarity of two waveforms as a function of a time-lag
between them ("Cross-correlation"). In an auto-correlation, where a signal is correlated with itself,
there will always be a maximum spike at Lag Period 0. Similarly, if cross-correlating two identical signals,
it will also have a maximum spike at Lag Period 0.
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Figure 66: Cross-correlation between one EEG signal split and simultaneously recorded by the GRASS EEG system
and my EEG amplifier system. The clear spike at Lag Period of 0 confirms the similarity, and the correct alignment,
of these two EEG recordings.
If the two EEG recordings were exactly identical, the Cross-correlation at Lag Period 0 would have a
value of 1. In these recordings, the Cross-correlation reaches 0.55. This is expected, because the signals
will at least differ due to the higher bandwidth of my EEG amplifier.
Stimulator
Objectives
The goal of the current stimulator is to deliver a precise amount of current, in the desired waveform, to
the head in a safe and controlled manner. The current stimulator can be described in two distinct parts.
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Voltage controlled current source
Figure 67: Labeled circuit diagram of the voltage-controlled current source used in the current stimulator.
This portion of the stimulator is a purely analog current source. The voltage on the top op-amp controls
the current output, which is equal to the Current Source Input (Vin) / Limiting Resistor (Rlimit). The
current output is independent of the load, which is critical for controlled current application. However,
the output voltage can never exceed the power supply voltage. The resistor Riimit and the voltage supply
rails thus set the maximum current of the system, which cannot exceed Power Voltage / Rimit. Rlimit is
designed to be easily adjusted by using a through-hole resistor for this component. The maximum load
is also limited to Power Voltage / (Rlimit + Load).
Isolated Bipolar DAC
The 16-bit AD5542 Digital-to-Analog Converter (DAC) accepts bits from the dsPIC or other
microcontroller, and outputs the specified voltage. By rapidly changing the output voltage, with
sufficiently small stepsize, a smooth output waveform can be produced. The smallest signal or stepsize
that this system can deliver is Ibit / 16 bits x 10 V, or 0.153mV. The stimulator board is also isolated
from the microprocessor board, in the same way as the EEG board.
The DAC is configured in bipolar output mode. This uses an external op-amp and feedback to convert
the DAC's 0-5V output range into a ±5V output range, scaled linearly.
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Figure 68: Bi-polar output configuration of the AD5542 DAC.
DAC Testing
To confirm the operation of the DAC, two separate tests were performed. One was to test the linearity
of DAC voltage output.
Linearity
For this test, the DAC was commanded to output voltages at regular intervals over its entire 16-bit
range. The DAC was operated in essentially the same manner as the ADC. The communication was a
pseudo-SPI interface, operated by two clocks with timing controlled by the dsPIC, in accordance with the
AD5542 spec sheet. The slower CS pulse initiated the start of each bit string, and the faster SCLK
transitioned 16 cycles after that, once for each bit sent to the DAC. Prior to each SCLK-triggered bit read
by the DAC, the dsPIC set the input line either high or low. In this manner a 16-bit number was sent to
the DAC once per CS pulse. Once received, the DAC would output the specified voltage.
The resulting output voltages were measured using a multimeter and plotted for linearity.
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Figure 69: Result of the DAC output linearity test. Two measurements were taken for each input code. The blue
diamonds are output from the DAC itself, and this voltage should be the exact equivalent of the 16-bit input code
scaled over 5 volts. The red squares are from the bipolar output of the DAC, with ±5V output.
Linear regression for both outputs confirms high output linearity. This confirms accurate operation as
the DAC is able to output precisely the desired voltage. Used in conjunction with the voltage-controlled
current source, the microprocessor is able to create precise arbitrary waveforms for current stimulation.
Active feedback amplification
To test both the ADC and the DAC together, the Stimulator output was configured to mirror the ADC's
input. In this configuration the ADC reading program and clocks were operated simultaneously with the
DAC output program and clocks. After all 16 bits of each sample were received by the ADC, this value
was immediately output to the DAC. This formed a simple feed-through loop in which the recorded
voltage resulted in an identical, in-phase stimulation.
This behavior was verified by feeding a sin wave from a function generator into the ADC and recording
the simultaneous output on the DAC. The input voltage and frequency were varied to test the system
under varying conditions. For each input signal, two recordings were taken. The first recording included
the input signal and the output from the DAC. Because the ADC has an input range of O-5V, and the DAC
has an output range of also 0-5V, the DAC output in this case should be exactly the same as the input
signal. In the second recording, the input signal is plotted against the output from the DAC's bipolar
output. The bipolar output should be the same input 0-5V signal, doubled in amplitude and linearly
spread over ±5V.
In Figures 64-66, the figures are recorded from the oscilloscope and are as follows: In both left and right
images, the yellow CH1 is the signal being fed into the ADC, recorded directly off the function generator.
In the left image, the green CH2 is the direct DAC output. In the right image, the green CH2 is the DAC's
bipolar output.
Figure 70: Input signal is 2Vp-p sin wave at 17Hz with 2.5V offset.
Figure 71: 1.5Vp-p sin wave at 5Hz with 2V offset
Figure 72: 4Vp-p sin wave at 100Hz with 2.5V offset
It is clear that the signal is mirrored almost identically in the left column, and mirrored with double
amplitude around OV in the right column. This confirms correct operation of ADC recording, simple
dsPIC processing, as well as DAC output, and successful communication between all three components.
The recording, processing, and stimulation loop is now closed! Using only software modifications, this
hardware system is capable of recording EEG, and intelligently stimulating with arbitrary waveforms.
Notice that at 100Hz, there is a noticeable lag between the input and output signals. This is the time for
the signal to be sampled by the ADC, sent to the dsPIC via the pseudo-SPI link, sent back to the DAC via
another pseudo-SPI link, and output from the DAC. This lag could be reduced by faster communication
between the ADC/DAC and the dsPIC. Faster communication and sampling would also smooth out the
DAC output, which has more than enough resolution to produce a very smooth output curve. The
current jaggedness of the DAC output, visible at higher frequencies, is due to this time lag and not the
16-bit resolution.
PCB Layout
Board Overviews
The Eagle PCB layouts with each major component and connection labeled are shown below. The layout
matches up very closely with photographs of the fully assembled boards.
Figure 73: EEG board layout with major components labeled. The board is a 2-layer design with bottom ground
plane. The left 2/3 of the board is for the analog amplifier, while the right 1/3 contains the isolator for digital
communication. The ADC lies between the two sections. The blue outline surrounds the two ground planes.
Figure 74: Top side photograph of the actual EEG PCB. This PCB is fully assembled, and was the one used for data
collection in this project.
Figure 75: Bottom side photograph of the actual EEG PCB. The 00 resistor connects the two ground planes at a
single point.
Figure 76: Stimulator board layout with major components labeled. The board is a 2-layer design with bottom
ground plane. The left 2/3 of the board is for the isolator for digital communication, while the right 1/3 contains
the analog voltage-controlled current source. The DAC lies between the two sections. The blue outline surrounds
the two ground planes.
Figure 77: Top side photograph of the actual Stimulator PCB. This PCB is fully assembled, and was the one used for
data collection in this project.
Figure 78: Bottom side photograph of the actual Stimulator PCB. The On resistor connects the two ground planes
at a single point.
Power decoupling
Decoupling capacitors are scattered around the board, in order to maintain constant voltages to each
component. The capacitors are installed as suggested by each component's spec sheet. Generally,
there is a 0.1pF ceramic capacitor as close as possible to each source of power draw, as well as a larger
10piF or 3.3pF tantalum capacitor further from each component and also by each voltage regulator's
input and output. Filter capacitors are Polyphenylene Sulphide (PPS) or NPO capacitors when possible,
although these are only available in smaller values and thus are not optimal for high-pass filters.
Figure 79: EEG board layout with power-decoupling capacitors marked. The O.11tF ceramics are circled in yellow,
and the tantalum capacitors are circled in green.
Figure 80: Stimulator board layout with power-decoupling capacitors marked. The 0.1pF ceramics are circled in
yellow, and the tantalum capacitors are circled in green.
For both boards, the ground planes are separated into two sections. The analog and digital halves are
connected at one point, underneath the ADC or DAC, as suggested in the spec sheets. Special care has
been taken to minimize interruptions to the ground plane. When necessary to route signals on the
bottom layer, the signal is on the very edge of the board (EEG), or as short as possible (Stimulator). This
routing causes minimal interruption for current return.
EEG Board Flexibility and debugging features
Some measures are built in to allow board testing and debugging, as well as flexibility in usage.
Isolation between each stage of the signal path is accomplished automatically because of the filters in
series between them. By leaving off the in-series resistor or capacitor, the in-amp, op-amp, or ADC can
each be tested independently.
Large through-hole posts (orange circles below) are provided for attaching scope or digitizer probes.
The traces to these posts are very thin in order to minimize their loading effects.
In addition, O resistors (pink circles below) are placed in series off each voltage regulator. This allows
separation between the power source and the circuit. A header pin (also pink circles below) placed after
the 00 resistor can then be connected to an external power source if desired.
Figure 81: Debugging features of the EEG PCB board. Orange circles denote probe points, and pink circles mark
locations for supplying external power if desired.
These features allow great flexibility to the usage of the board. Many components can be used alone,
used in conjunction with other components, or left off and bypassed. The RF filter pads have thin traces
and should usually be left off as described above. The band-pass and anti-aliasing filters can be
customized by replacing components, or bypassed by replacing the in-series component with a 00
resistor and leaving off the path-to-ground component.
The op-amp package is very standard for a single-channel op-amp, and could be replaced with an
equivalent package component if desired. The voltage reference part and ADC also have pin-for-pin
compatible alternatives available from Analog Devices.
Total system
The EEG and Stimulator boards can both be connected to Emily Ko's NECP dsPIC board as shown below.
The system is independently functional, and connected here to the outside world via an RS232
connection for optional data streaming to PC.
Figure 82: fully connected and operational EEG Recording-dsPIC Processing-Current Stimulating portable setup.
This entire setup can be operated off 2 or 3 9V batteries, for maximum portability, safety, and low noise.
The closed loop system allows recording, processing, and stimulation using existing hardware. The use
of three separate boards allows maximum modularity if one component is modified. However, if the
design were to be frozen, all three boards could be combined onto a single board. This could result in
space saving through consolidation of some duplicate power regulators and other redundant
components. However, extra care would be required to keep the dsPIC and other digital components
far away from the highly sensitive analog components, especially the EEG input.
Integration
Grounding
in an ideal circuit, all grounds are at the exact same voltage. However in actuality, this is not the case.
This is due to a non-zero resistance between ground connections. All currents and power drawn in the
circuit must flow in a complete loop, returning to its source. As the current flows through the finite-
resistance ground, the voltage of other "ground" points are raised above zero. This ground voltage
fluctuation results in circuit noise. In addition, any loops in the ground connections can pick up induced
current through magnetic coupling as well (Ott).
This board utilizes a ground plane. The advantage of a ground plane is that it provides the lowest path
of resistance for current return for each ground. As a result, even if a current flows through an
undesirable path, the resistance is minimized, thus minimizing the voltage induced. There are two other
advantages to a ground plane. One is that it provides an effective barrier for shielding. Another is that
any "loops" in the ground plane are infinitesimally small, thus also inducing almost no voltage. To
further reduce the impact of return currents, the ground plane is separated into two sections, isolating
the sensitive analog amplifiers from the current spikes of the digital components. The disadvantage of a
ground plane is the inability to precisely control current return paths, so minute induced voltages on the
ground connections may be recorded.
Another grounding topology which can be considered is a single-point ground, described further in
Noise Reduction Techniques in Electronic Systems, page 80. This type of ground uses a separate ground
path for each ground connection. Thus, although each ground connection has higher impedance, any
voltages created will not affect other ground connections. This type of ground topology could be
considered and investigated further.
The board is largely analog, and low frequency. This means that loops and magnetic pickup are a larger
concern than adjacent traces and other sources of capacitive pickup. All loops in the layout should be
minimized when possible.
Board assembly tips
I have compiled some tips from my limited experience assembling these PCBs. This is far from a
definitive guide, but may be useful to somebody.
Installing components
To solder on passives (resistors, capacitors, 0402 - 1210 size), first apply a dab of solder to one of the
pads. This step can be used to efficiently mark the location of where parts are to be placed, if there are
multiple identical parts (such as in the case of bypass capacitors). If the part is polarized (tantalum
capacitors), it is useful to pre-solder the positive side of the capacitor. Position the passive component
where it is to be installed using tweezers. Due to the pre-soldered pad, one side of the component will
be elevated, placing it on a diagonal. Because it is so light, it is necessary to push down on the
component with the tweezers while re-flowing the pre-soldered pad. Once the part is affixed, it is
simple to solder the other side, and re-apply solder to the initial side if desired.
SOIC and larger Integrated Circuit (IC) chips are relatively easy to install. First apply solder to one corner
pad. Grasp the TOP of the chip tightly with tweezers; this allows pushing down on the chip while
moving it. After positioning the chip just off the pads and confirming the orientation, re-flow the pre-
soldered pad and slide the chip into place while pressing down. Solder the opposite corner, then
proceed with the rest of the pins as desired. Make sure that the pad is heated as well as the pins;
insufficient pad heating will result in the solder balling up on the pin and not "wetting" the pad. This
type of joint will not be electrically conductive.
Smaller MSOP chips are more challenging but still very doable by hand. For this size I found it easier to
use solder paste. Apply enough to thinly cover the inner half of the traces. Keeping the outer halves
uncovered helps visibility to precisely align the chip to the pads, which is important on such small traces.
A tinned solder tip can heat up the pads 1-2 at a time and activate the solder paste. Sufficient paste will
result in the pins and at least half of the solder pad appearing shiny. More paste can be added on top
and heated in the same manner if necessary.
Correcting mistakes
No matter how careful, some mistakes may need to be corrected. Some lessons I learned the hard way:
Removing passives
Passives may need to be removed if they are installed incorrectly, or to change component values.
When removing passive components, first make sure the solder tip is clean and shiny. Press the solder
wick into the "corner" where the component's end and the solder pad meet. Some smoke will appear
when the solder wick is working. If the wick area in use gets saturated, rotate the tip while sliding the
wick into a fresh area. Repeat for both sides. The passive will probably still be stuck onto the board.
Use the solder tip to gently heat and push, alternating on both sides, until the chip comes loose.
Pushing hard on an attached component could unfortunately rip off the pad.
Removing SOIC and other large IC chips
IC chips may need to be removed if they are not functioning as expected, and no other problems are
apparent. It may have become damaged by excessive heat, static discharge, or other unknown reasons.
To remove SOIC and larger components, start with a clean and tinned fine solder iron tip. Approaching
from the side, heat a corner pin until the solder is liquid. Insert the tip behind the pin, touching the IC
package itself. Making sure the solder is fully melted, push the pin up, separating it from the pad. Once
separated, again use the tip to push the pin fully vertical and out of the way. Now the adjacent pin is
exposed. Repeat this same process until one entire side of the chip has been removed. Now, carefully
break off the other half of pins by bending the chip body back and forth. The remaining individual pins
can be easily "wiped" off with the iron tip.
Before replacing a certain chip, it is helpful to clean off the pads using solder wick. This provides a flat
surface for the new replacement.
Removing MSOP and other small IC chips
These chips are more difficult to remove. A similar strategy to SOIC removal can be attempted, pushing
the pins to the side instead of straight up. This can be used in combination with a solder wick to remove
most of the solder. If an area is stuck with visible solder remaining, it can help to apply more solder,
then re-remove it. This can help to draw out any small "islands" which otherwise are difficult to
remove. If a de-soldering heat gun is available that is the best option, although it runs the risk of also
de-soldering nearby components.
Fixing board errors
A board error can be costly in both time and money, forcing a revision only to possibly discover another
unknown error later. There are several ways to temporarily fix boards, allowing further testing and
debugging without sending for a new fabrication. The photo below illustrates some board errors in an
earlier version, which were temporarily corrected to allow further testing.
Figure 83: Photograph of possible temporary PCB fixes.
1. Connections can be temporarily reconfigured by cutting traces and making solder or air-wire
connections as needed. To ensure a trace cut, use a razor blade to cut a V-shape into the trace, taking
out 0.5-1mm chunk of the trace and surrounding PCB. Almost all passives and larger IC chips (such as
SOIC) have enough extra room to solder a thin wire onto an existing pad to make an air-wire connection
if needed.
2. There may be times when it is necessary to fit a chip to a different package, or a different pin order.
In the case of a different package, the chip is probably either too big or too small for the pads, but has
the pins in the right order. In this case, first consult the spec sheet and cut off any pins which are not
used. The remaining pins may be stretched out, bent, compressed, or connected to electrically
equivalent points. In the worst case, it could be bent upwards and connected via air-wire.
3. If a trace is missing between two adjacent pins which should be connected, heating both pads and
applying an excess of solder can be an easy way to join them.
4. A wrong pin order is one of the most difficult problems to fix. An option is to lift off the offending
traces to swap the pad positions. This is possible only in some cases. To perform this operation, first
use a razor blade to scrape around the outline of the targeted pads. Heat up the pad for 20 seconds
using a tinned tip. While continuing to heat, wedge the razor blade under the pad and lift it off the PCB.
The freed traces and pads can be placed down as desired, within a limited distance.
Board assembly sequence
The board assembly process can be tuned to reduce the number of mistakes that occur, and to minimize
the impact of the ones that do. The general strategy is to know that a board can be ruined at any time,
and thus one should reduce the time and chip cost wasted.
1. Before beginning, wash the board with alcohol and wipe dry. Alcohol dries faster than water+soap
and still removes any oils which impede solder adhesion.
2. Periodically throughout the assembly, a multimeter should be used to check for undesired shorts. A
fast method is to check for shorts across pairs of pads for passive components.
3. I recommend first installing any power regulators and references. The board's power infrastructure
can be tested independently and the cause of any later power shorts can be identified. A 9V battery is
not recommended for powering the board during the assembly process. The board should initially be
powered using a current-limited power supply, so that any shorts will cause minimal damage and be
immediately spotted.
4. Following the power, small and cheap IC chips should be installed. These have low cost and
moderate error risk.
5. With these out of the way, large cheap chips with low cost and low error risk can be installed.
6. If there are any very expensive chips, these should then be installed.
7. After all chips are tested, then passives should be installed. These are time consuming but have very
low risk of board damage. Thus, they should be installed last.
Board Tiling
When ordering PCBs, it is essential to tile the PCBs in order to obtain multiple boards for a single
fabrication. I found the instructions located at http://www.ladyada.net/forums/viewtopic.php?p=15997
to be the most clear for how to tile with gerbmerge. A minor error in the directions is the need to
modify the gerbmerge.bat file to reflect the latest version of python that has been installed. When
submitting the merged file for production, remember that each file reflects a separate layer, and files for
layers that are not being produced can be omitted.
Memory Enhancement Strategies
Although the focus of this project was to develop the hardware to be used for memory enhancement,
some work was also done to investigate memory enhancement strategies as well.
During some previous studies such as Marshall Borne 2006, a pre-defined stimulation signal is applied
during a specific sleep stage. This approach can be popularized using automatic sleep staging as a
trigger for stimulation. A major challenge with many of the current approaches is that they have low
accuracy and also require additional channels such as Electrooculography or Electromyography for
accurate scoring. Another more recent approach is the Low-Sejnowski normalization method. This
method has the advantage that it requires only a single electrode, and has shown a high level of
accuracy in scoring bird sleep. Although there have not yet been papers published on the details of this
algorithm, Phillip Low is interested in collaborations with our lab, and there is some information in their
2005 patent application.
With the current PCB setup, the hardware for any trigger-then-stimulate strategies is fully created. After
the signal is read in through the EEG and streamed into the dsPIC, the dsPIC could perform analysis or
stream out the data to a computer. Once triggered, the DAC could output arbitrary pre-programmed
current stimulation.
Another potential stimulation strategy is to actively feedback the signal, or components of the signal, in
order to amplify it. This would work by recording the brain activity using EEG, and then feeding it back
using the current stimulator. A proof-of-concept for implementing this strategy was shown by passing
the ADC signal straight through into the DAC. However, if desired, some additional computation could
be performed before passing through the signal.
Headstage amplifier design
Although the design considerations for the amplifier have been created with EEG signal in mind, many
aspects apply to other amplifier applications as well. One of these is amplification for recording local
field potentials (LFP) in mice.
Some similarities between EEG and LPF amplifiers are that are both amplify differential signals on the
microvolt scale. They are both weak electric potentials.
However, there are some differences. Mice LFP amplifiers require gain of only 100-1000, and record
lower frequencies. In addition, the electrodes are much higher impedance, around 1MO, instead of less
than 10KO for EEG electrodes. Because of the higher input impedance, it is necessary to buffer the
signal with a very high impedance op-amp, reducing input bias currents to an acceptable level.
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Figure 84: Full schematic for dual-channel headstage pre-amplifier. The supporting power regulators are the same
as used in the EEG and stimulator boards.
The headstage circuit is simply a dual non-inverting gain op-amp. Extensive research was performed to
select this opamp, the LTC6241. Typically extremely low noise and extremely low input bias current /
high input impedance are tradeoffs one must choose between when comparing op-amps. Of the op-
amps that I compared, this model uniquely fills both roles.
The system is designed to be highly flexible. The capacitor on the op-amp feedback ground acts as a
high-pass filter if installed, but can be replaced with a solder bridge or wire strip. The feedback resistors
can also be replaced with wire (feedback) and left off (path to ground) to convert the headstage to a
unity-gain buffer. The 100MO resistors can be installed if the system is found to saturate from slow DC
drifts, but otherwise should be left off to maximize the input impedance.
As with the EEG and stimulator boards, this board stresses an uninterrupted ground plane, good
decoupling, and short signal-carrying leads. This board contains both positive and negative power
regulators for connection to an external battery or power source.
Figure 85: Headstage schematic with major components labeled.
The package of most of the board is 0402 size components, to minimize the board size and weight. The
exceptions are the large tantalum capacitors and the 100MO resistors, which are not commonly
available in the smaller packages.
Decoupling capacitors are circled below: green for tantalum, yellow for ceramic
Figure 86: Headstage schematic with decoupling capacitors marked. The 0.1pF ceramics are circled in yellow, and
the tantalum capacitors are circled in green.
Figure 87: Top side photograph of the actual Headstage PCB. This PCB is fully assembled.
The Headstage-only board is the same as the full Headstage board, but without the power regulation
components. It is designed to plug into the full-sized board in modular fashion, adding 2 additional
channels with each stacked layer. Due to the low power draw of each daughter board, multiple can
share a single set of power regulators. Tantalum and ceramic capacitors on every board help ensure a
stable power supply.
Figure 88: Headstage-only schematic. It is identical to the Headstage schematic, minus the power regulation
hardware.
100
Figure 89: Top side photograph of the actual Headstage PCB. This PCB is fully assembled and placed next to a dime
for scale.
These headstage pre-amplifiers can be used for either EEG or LFP recordings. The high impedance
should allow recording of higher impedance signals. For EEG, this could be critical if moving to dry or
capacitive electrodes. For both EEG and LFP recordings, the small size and weight allows the pre-
amplifier to be placed extremely close to the brain. This minimizes noise pickup prior to amplification or
buffering. The low-impedance output signal is resistant to noise pickup, even over long wires. For mice,
if minimal size is a concern, the headstage-only board can be attached to the head or body, and
powered externally with a 3-wire connection. The connectors used here are standard 0.1" header, and
can be replaced in favor of alternatives for lower-profile, stackability, or direct-soldering to the PCB.
Due to time constraints these Headstage designs were not fully tested and are supplied here only as
design reference for future consideration.
Additional Tests
Notch Filter
A 60Hz notch filter was also considered for the design. This could be placed after the first gain stage, in
order to prevent 60Hz pickup from saturating the second amplifier. Because notch filters are complex,
the many components can contribute noise or distortion. It should be avoided unless 60Hz saturation is
seen to be a problem. Two major types of notch filters were evaluated.
One is the twin-T filter. The twin-T filter can be used in two configurations- active and passive. The
passive configuration is shown here:
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Figure 90: Schematic of passive twin-T notch filter. (Art of Electronics 279)
This passive configuration was tested successfully, however the response roll-off was not impressive.
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Figure 91: Frequency response of the passive twin-T notch filter.
With the EEG signals of interest so close to the 60Hz notch, the slow roll-off would cause noticeable
attenuation over the entire conventional EEG range. One method to sharpen the response is to buffer
the output of the twin-T filter.
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Figure 92: Schematic of active buffered twin-T notch filter. ("High Q Notch Filter", National Semiconductor, Linear
Brief 5, March 1969)
This should produce the much sharper response shown below.
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Figure 93: Theoretical frequency response of the active buffered twin-T notch filter. ("High Q Notch Filter",
National Semiconductor, Linear Brief 5, March 1969)
However, this type of notch filter was not successfully tested in this project.
Another type of notch filter is the switched capacitor filter. The center frequency of this notch filter is
set by an external clock. For my circuit, an LTC1059 circuit was set to notch at 60Hz with a standard 555
timer chip. The notch filter was highly effective at blocking the 60Hz noise, however it did introduce its
own noise due to the high frequency timer and switching. These effects could be partially mitigated
through careful PCB layout and power bypassing, however these methods were not fully investigated.
Both the twin-T and notch filter were scrapped without a full analysis after other methods of 60Hz noise
removal (grounding, shielding) were found to be sufficient to prevent amplifier saturation.
Phase Performance
Group delay
Group delay is the transit time of a signal through the device. The signal path through my system is as
follows:
Signal 4 Analog Amplifier -4 ADC sampling - ADC transfer data to dsPIC 4 dsPIC Processing -4 dsPIC
transfer data to DAC 4 DAC output
The group delay caused by most of the steps after the analog amplifier is controlled by one or more
oscillating clocks.
Step Sub-step Minimum delay
1 Analog Amplifier Pass through AD8221 In-amp 20ns
2 Pass through filters "Os
3 Pass through OP184 Op-amp 1.251ps
4 ADC Sampling Acquisition time 400ns
Conversion Time 1.6ps (max)
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CNV low to data ready 14ns
5 ADC data transfer 240ns
6 dsPIC Processing 33ps
7 DAC data transfer CS High time 30ns
Data bits transfer 670ns
Total ps
Table 7: The delay contributed by each component in the recording-stimulation sequence. 1. Analog Amplifier:
Slew rate of 2.5V/ps, maximum AC swing of 50mV due to 5V output range and 100x gain on second amplifier. 2.
The delay of the signal through passive resistors and capacitors is assumed to be very small compared to EEG signal
frequencies. 3. Slew rate of 4.0 V/ps, maximum AC swing of 5V. 4. The acquisition, conversion, and data-ready of
the ADC are the time from the sampling trigger until the data is ready to be output 5. The data transfer time is 16
(bits) times the data transfer clock rate which has minimum of 15ns 6. The dsPIC processing time can vary wildly,
depending on the size and complexity of the instruction set. Here assuming a clock rate of 30Mhz with a 1000-
cycle sized program for reference. 7. The DAC data transfer must wait for 30ns of CS clock high time, followed by
16 bits clocked up to 25Mhz
If minimizing group delay is an important factor, the clock speeds of the ADC, dsPIC, and DAC can be
maximized for best performance. Assuming a 1000-instruction program running on the dsPIC, the group
delay is 37. 2ps. The large majority of this time, 33ps, comes from the processing time on the dsPIC.
Thus, streamlining the dsPIC workload or using a faster processor would have the largest impact of
reducing the optimized group delay.
The current configuration is far from optimized, using clocks below the maximum rate as well as a
slower pseudo-SPI communication interface. The group delay of this current configuration can be
measured by measuring the time difference between a signal entering the ADC and a signal output from
the DAC.
Figure 94: The yellow CH1 is the signal being fed into the ADC, recorded directly off the function generator. The
green CH2 is the DAC's bipolar output. The difference in phase between the two is the current system's overall
group delay
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Using pixel-size approximations, this lag is roughly 425ls at 100Hz in the current test configuration.
However, as mentioned this can be much improved if necessary.
Resistor Divider Effect
When the EEG signal is first picked up, a resistor divider is formed between the electrode and the input
impedance of the first amplifier. If the resistance of the electrode is not negligible compared to the
input impedance of the first stage, this can result in significant frequency-dependent phase shifts and
amplitude attenuations (Nelson 154). Nelson demonstrated significant phase errors using electrodes
with impedance ranging from 0.5 to 9.8MO, and 38 MO impedance Plexon headstages. They reported
that high impedance headstages (>1GQ) did not have the same resistor divider-induced phase errors.
Because my design places the AC couple after the first instrumentation amplifier, the very high input
impedance (100GQ) is maintained.
Filter-induced Distortions
Phase distortions are an unavoidable bi-product of any analog filter, and some distortions will occur in
this design as well. The expected distortions caused by my single-pole passive filters are shown below,
modeled in PSpice
Figure 95: Magnitude response of the low-pass filter.
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Figure 96: Phase response of the low-pass filter. Notice that the phase is flat for most of the passband, with phase
distortion setting in slightly before the magnitude attenuation. Thus, if minimum phase distortion is critical, the
passband upper corner could be effectively considered 582Hz instead of 1000Hz.
Figure 97: Magnitude response of the high-pass filter
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Figure 98: Phase response of the high-pass filter. Notice again that the phase is flat for most of the passband, with
phase distortion setting in slightly before the magnitude attenuation. Thus, if minimum phase distortion is critical,
the passband lower corner could be effectively considered 0.173Hz instead of 0.1Hz.
Figure 99: Magnitude response of the band-pass filter. This is simply the HPF and LPF cascaded in series.
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Figure 100: Phase response of the band-pass filter. The phase requirements of the application may limit the
effective bandwidth of the filter. A phase-error tolerance of 5.53% would limit the effective bandwidth to 1-
100Hz.
Because the ADC can sample up to 500k samples per second, the bandwidth of the later anti-aliasing
filter can be high enough to cause negligible additional phase distortion.
Verification of the simulated filter-induced phase shifts could be performed by inputting sin waves at
different frequencies and plotting the resulting phase shift (Nelson 151). In the current configuration,
the vast majority of group delay is caused by sub-optimal data transfer. A thorough characterization
would be more meaningful with near-ideal transfer rates and was not performed in the scope of this
project.
The distortions shown are a limitation of the system design, which is optimized for EEG signal recording.
If large ultra-slow signals are the focus, as in local field potential recordings, a maximally flat low-
frequency phase response becomes more critical than ultra-low noise. Similarly, if recording spikes or
any modulated signals, the high-frequency phase distortion becomes more critical.
In these cases, the single-pole passive filters can be replaced with Bessel filters which have a group delay
which is almost flat across the entire passband.
Another method to improve the phase-distortion on the upper range is to raise the corner of the low-
pass filter. If oversampling then aliasing is not a concern, however raising the low-pass filter will have
the effect of introducing more noise (high bandwidth leads to higher Johnson noise) and potentially
high-frequency artifacts.
Lowering the high-pass filter below 0.1Hz would lead to an undesirably long settling time in the event of
amplifier saturation (100 seconds at 0.01Hz). Thus, if the low-frequency distortion is a major issue, a
better solution would be to remove the high-pass filter entirely (See Possible Future Improvements:
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Increased ADC Resolution below). These measures to maximize phase performance were not fully
investigated in the scope of this project.
The phase error that does get digitized can be corrected by recording the transfer function of the entire
system and compensating in software (Nelson 156).
Possible future improvements
Several improvements may be interesting to pursue in future iterations. These improvements were not
fully evaluated or tested, and are provided here only as suggested future research.
Electrode active shield driver
VIM
C
Figure 101: schematic of an actively driven shield. The common-mode input signal to the in-amp is buffered and
drives the single-end connected shield surrounding the electrode input leads.
As shown in this image from the INA114 spec sheet, an effective way to shield cables from noise pickup
is to actively drive the cable shield with its own common-mode signal.
Headstage pre-amplifiers
As described above, the headstage pre-amplifiers have been designed and created, but not fully tested
due to lack of time.
Increased ADC resolution
Currently, the ADC to dsPIC communication is limited to 16 bits due to the 16-bit processing ability of
the dsPIC. In future versions, this restriction may be lifted. The same board and configuration can be
used to swap for a pin-for-pin compatible 18 bit ADC. With 18 bits, each bit of the digitizer is separated
by 19pV. Using only the initial in-amp gain of 100, this could resolve input signals of amplitude 0.19pV.
With only the first gain stage, the high-pass filter would no longer be required. Thus the system could
be simplified to just an instrumentation amplifier followed by a low-pass filter, then the ADC. This
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system could read true DC signals, and also have lower noise, smaller size, better phase performance,
and lower power consumption.
Faster sampling
Currently the sampling rate is highly restricted by the communication with the dsPIC. In actuality, the
ADC can sample up to 500ksps. This would allow sampling of higher frequency signals. In addition,
oversampling can smooth out some random fluctuations in the digitization, further lowering noise.
LPF on the DAC
Although not installed now, a low-pass filter could be installed somewhere in the current stimulator
path. I feel that there is a maximum frequency which will be used for stimulation, and any frequencies
above that are probably unwanted. This could be easily remedied by a low-pass filter, probably
between the DAC and the current source.
Safety and Certifications
Before used on any live subjects, the EEG and Stimulator will both have to undergo extensive testing and
possible design revisions for safety. The current EEG recorder has been tested only on myself, and the
current Stimulator has not been tested on live subjects.
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